

TITLE OF THE INVENTION

IMAGE PROCESSING APPARATUS, CONTROL METHOD THEREOF, AND
IMAGE PROCESSING METHOD

5

FIELD OF THE INVENTION

The present invention relates to an image
processing apparatus, a control method thereof, and an
10 image processing method, and more particularly, to image
processing for performing color conversion such as color
matching.

BACKGROUND OF THE INVENTION

15

In color matching processing, color caching is
applicable when an output color is uniquely determined
from an input color. Color caching provides a greater
effect as matching operation for calculating an output
20 color from an input color becomes more complicated.

In a case where a color matching operation is
complicated, the number of times of color matching may
be reduced to improve color matching processing speed.
However, it may be counterproductive if preprocessing
25 (e.g., an operation for determining whether or not a hit
is found in a hash table) is made too complicated.

Caching includes two methods: a method where

values for a plurality of pixels already processed are
cached for reference (hereinafter referred to as a
plural pixel caching method), and a method where a value
for an immediately preceding pixel is cached for
5 reference (hereinafter referred to as a single pixel
caching method). The plural pixel caching method has a
higher hit rate compared to the single pixel caching
method. However, in a case of an image having a low hit
rate such as a photograph image, the single pixel
10 caching method may sometimes achieve a better processing
efficiency as a whole. This reverse phenomenon occurs
because a low hit rate generates an overhead in
preprocessing that cannot be neglected. Furthermore,
when a hit rate is extremely low, sometimes it is better
15 not to use caching. Characteristics of each color
caching method are described below.

-Single Pixel Caching Method

A high hit rate is expected for a background image
or an image having a large proportion of a solidly
20 filled area, whereas a low hit rate is obtained for a
gradation area or a photograph image. Since
preprocessing is simple, an overhead is relatively low
even in the case of a low hit rate.

-Plural Pixel Caching Method

25 A higher hit rate is achieved compared to the
single pixel caching method. High efficiency is expected
when the number of colors in an image is lower than the

number of entries registrable in a hash table, but low efficiency is obtained when collisions frequently occur in a hash table. Since preprocessing is complicated, an overhead is generated for an image having a low hit rate
5 such as a photograph image.

Each caching method has advantages and disadvantages as described above, and processing efficiency depends upon an image subjected to
10 processing. The image subjected to processing includes an image scanned by a scanner (e.g., a photograph image), an image obtained by rendering 3DCG (three-dimensional computer graphics), an image obtained by rasterising a vector image and so on, and the number of
15 colors included in these images varies.

Furthermore, along with the high quality trend in the recent image input apparatuses, there are more opportunities of handling photograph images having a large image size. As a result, the single pixel caching
20 method, which has been considered to produce a relatively low overhead, has an accumulated preprocessing time that cannot be neglected.

SUMMARY OF THE INVENTION

25

The present invention has been proposed to solve each or all of the aforementioned problems, and has as

its object to dynamically control the caching method in accordance with an image subjected to processing.

To achieve the above object, a preferred embodiment of the present invention provides an image processing apparatus, comprising: a calculator arranged to
5 calculate an output color corresponding to an input color; a cache memory arranged to cache a calculation result of the calculator in order to uniquely determine an output color corresponding to an input color; a
10 converter arranged to convert an input color to an output color in predetermined processing unit, by utilizing the calculator and cache; and a controller arranged to control a caching method to be applied to a subsequent processing unit based on a cache hit rate per
15 the processing unit.

Furthermore, another object of the present invention is to dynamically control the caching method in accordance with an image subjected to processing, and to control an application area of the caching method.

To achieve the above object, a preferred embodiment of the present invention provides an image processing method comprising the steps of: converting an input color to an output color in predetermined processing unit by calculating an output color corresponding to an
25 input color and utilizing caching arranged to uniquely determine an output color corresponding to an input color; and controlling a caching method to be applied to

a subsequent processing unit based on a cache hit rate per the processing unit. Moreover, it is preferable that the image processing method further comprises the step of controlling an application area of the caching method based on the cache hit rate.

Other features and advantages of the present invention will be apparent from the following description taken in conjunction with the accompanying drawings, in which like reference characters designate the same or similar parts throughout the figures thereof.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.

Figs. 1 and 2 are views explaining color caching; Figs. 3 and 4 are flowcharts describing color matching processing corresponding to Figs. 1 and 2 respectively;

Figs. 5 and 6 are views showing a basic construction of an embodiment of the present invention;

Figs. 7A and 7B are views explaining a concept of the color caching according to the embodiment;

Fig. 8 is a flowchart explaining the control of switching between the single pixel caching method and no caching;

Fig. 9 is a flowchart explaining the control of switching between the plural pixel caching method and no caching;

Fig. 10 is a flowchart explaining the control of switching among the plural pixel caching method, single pixel caching method, and no caching; and

Fig. 11 is a flowchart explaining the switching control in detail.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Preferred embodiments of the present invention will now be described in detail in accordance with the accompanying drawings.

Overview of Color Caching

Figs. 1 and 2 are views explaining color caching. Fig. 1 corresponds to the single pixel caching method, and Fig. 2 corresponds to the plural pixel caching method. In each of the drawings, the upper row indicates input colors and the lower row indicates output colors. Reference letter N denotes a flag indicating an input pixel different from an immediately preceding pixel value; reference letter O, a flag indicating an input

pixel coincident with an immediately preceding pixel value; and reference letter H, a flag indicating a hit in a hash table. Matching is performed on a pixel having flag N. To obtain a matching result O' of a pixel having flag O, a matching result N' of a pixel having flag N is copied.

Figs. 3 and 4 are flowcharts describing color matching processing corresponding to Figs. 1 and 2 respectively. The flowcharts show processing for a block, which is a unit of color matching processing. Note that identical reference numerals are assigned to processing common in Figs. 3 and 4.

First, to set a flag in a pixel of the block, which is a unit of color matching processing, pixels in the block are examined in a predetermined order (S1). For a pixel having a different value from an immediately preceding pixel, flag N is set, and the pixel value is added to a matching list (S2). For a pixel having the same value as an immediately preceding pixel, flag O is set (S3).

When it is determined at step S4 that a flag is set in all pixels in the block, color matching is performed on the pixel values registered in the matching list (S5).

Next, the flag is determined at step S6 to set a matching result in the pixel in the block. For a pixel having flag N, the matching result is set and the result

is temporarily cached (S7). For a pixel having flag O, a matching result temporarily cached is copied (S8).

When it is determined at step S9 that matching results are set in all pixels in the block, the color matching processing ends.

In the processing shown in Fig. 4, in order to utilize a hash table storing in pairs an input color and an output color already processed (matching result), a value of a pixel is evaluated with a hash function to determine whether or not the value hits a registered value (input value) in a hash table (S11). If a hit is found, flag H is set for the pixel, and a registered value (output color) in the hash table is copied as the matching result (S12).

In the stage of setting a matching result, processing is skipped for a pixel whose flag has been determined at step S6 and where flag H has been set (matching result is set at step S12) (S13). For a pixel having flag N, the matching result is set, registered in the hash table, and temporarily cached (S14).

<First Embodiment>

Figs. 5 and 6 are views showing a basic construction of an embodiment of the present invention, which is employed in a color matching module (CMM) or a system for performing color matching by utilizing ICC (International Color Consortium) profile or the like.

In Fig. 5, RGB or CMYK image data which depends upon a color space of an input device is converted to data (XYZ value or Lab value based on the D50 reference) in a color space (PCS: Profile Connection Space)

5 associating profiles by using an input profile (SRC) 1, and then converted by an output profile (DST) 2 to RGB or CMYK image data which depends upon a color space of an output device. Color caching according to the first embodiment, using a color cache 3, is employed in this
10 conversion.

In Fig. 6, RGB or CMYK image data which depends upon a color space of an input device is converted to data (XYZ value or Lab value based on the D50 reference) in a color space (PCS: Profile Connection Space)
15 associating profiles by using the input profile (SRC) 1, and further converted by a profile (TRG) 4 to RGB or CMYK data in a specific color space. Then, the RGB or CMYK data is converted back to PCS data by a profile (TRG^{-1}) 5, and then converted to RGB or CMYK image data
20 which depends upon a color space of an output device by the output profile (DST) 2. Color caching according to the first embodiment, using the color cache 3, is employed in this conversion.

Note that the first embodiment of the present
25 invention is applicable to processing other than color matching, in which an output color is uniquely determined from an input color, such as a case where an

output color corresponding to an input color is stored in a color cache, and the cached output color is outputted when the same input color is inputted in the subsequent processing.

5 Figs. 7A and 7B are views explaining the concept of the color caching according to the embodiment.

 An image of interest is subjected to matching processing in block unit, and at a checkpoint block, a hit rate per unit block is calculated. According to the
10 hit rate per unit block, a caching method to be applied to the block subsequent to the checkpoint is decided.

 For instance, as shown in Fig. 7A, when the hit rate per unit block is low, the subsequent predetermined number of blocks are processed with "no caching"
15 (hereinafter this will be expressed as "caching is skipped"). On the other hand, as shown in Fig. 7B, when the hit rate per unit block is high, the subsequent predetermined number of blocks are processed "with caching". In this manner, caching is skipped for an
20 image, such as a photograph image, in which a low hit rate is predicted, while caching is effectively utilized for an image, such as a CG image, in which a high hit rate is predicted.

 Furthermore, the number of blocks to be skipped is
25 controlled in accordance with the hit rate per unit block so as to perform most appropriate color caching on the image of interest. More specifically, for a

photograph image or the like in which a low hit rate per unit block is predicted, a large skipping width is set, thereby enabling to reduce an overhead in preprocessing for determining whether or not a value of an input pixel hits. Meanwhile, for a CG image or the like in which a high hit rate per unit block is predicted, a small skipping width is set given that caching is skipped. Therefore, caching can be effectively utilized.

The size of the aforementioned block can be set freely, to a fixed number of pixels, or the number of pixels in a scan line, or the number of pixels dependent upon resolution or the like. Note in the following description, the size of the block is set to a fixed number of pixels (1024 pixels/block).

[Switching Control Between Single Caching Method and No Caching]

Fig. 8 is a flowchart explaining the control of switching between the single pixel caching method and no caching. In this case, color matching processing according to the single pixel caching method is performed at least at a checkpoint block. Note in Fig. 8, steps performing the same processing as that of Fig. 3 are described with the same reference numerals, and detailed description thereof is omitted.

When color matching processing starts, a variable SKIP is cleared to 0 at step S21, and the number of

pixels N_p in the block (1024 in this case) is set to the variable T_c . At step S22, it is determined whether or not the variable SKIP is 0.

When $SKIP = 0$, color matching processing is performed by the single pixel caching method. This processing is mostly the same as that explained in Fig. 3, except that the variable O_c is cleared to 0 (S23) and the variable O_c is incremented when flag 0 is set (S24). In other words, the variable O_c represents the number of hits in the cache.

When a matching result is set to all pixels in the block, the hit rate (O_c/T_c) is evaluated at steps S25 to S27. When $O_c/T_c < 0.125$ stands, $SKIP = 20$ (S28) is set; when $0.125 \leq O_c/T_c < 0.25$ stands, $SKIP = 12$ (S29) is set; and when $0.25 \leq O_c/T_c < 0.5$ stands, $SKIP = 6$ (S30) is set. When O_c/T_c is equal to or larger than 0.5, caching is not skipped; thus $SKIP = 0$ does not change.

Next, it is determined whether or not processing has been completed for all blocks of an image of interest (S31). If not, the control returns to step S22, otherwise the color matching processing ends.

When $SKIP > 0$ stands at step S22, the variable SKIP is decremented (S32), then color matching is performed on all pixels in the block with no caching, and the control proceeds to step S31.

As described above, dividing the number of hits O_c by the number of pixels T_c (=1024) in the block obtains

a hit rate per block (O_c/T_c). The number of blocks to be skipped is controlled in accordance with the obtained hit rate, thereby optimizing the color matching speed for an image of interest. Note that the aforementioned configurations and parameters for cache switching control, e.g., the threshold values shown in steps S25 to S30, the number of skips, and the level of skip numbers and so forth, are an example. These values vary depending upon the capability of color matching processing mentioned below.

- preprocessing time per pixel
- matching processing time per pixel
- characteristics of an image of interest
(rasterized image where plural images are pasted,
photograph image, CG and so on)
- size of an image of interest

Furthermore, it is preferable to limit the number of blocks to be skipped taking into consideration of a partial color variation in an image. In view of this, to provide switching control for a general-purpose cache, it is necessary to vary the cache switch control parameters and configurations in the actual color matching environment and analyze the processing speed with a variety of images.

[Switching Control Between Plural Caching Method and

No Caching]

Fig. 9 is a flowchart explaining the control of switching between the plural pixel caching method and no caching. In this case, color matching processing according to the plural pixel caching method is performed at least at a checkpoint block. Note in Fig. 9, steps performing the same processing as that of Figs. 3, 4 or 8 are described with the same reference numerals, and detailed description thereof is omitted.

When SKIP = 0, color matching processing is performed by the plural pixel caching method. This processing is mostly the same as that explained in Fig. 4, except that the variables Hc and Oc are cleared to 0 (S41), the variable Hc is incremented when a hit is found in a hash table (S42), and the variable Oc is incremented when flag 0 is set (S24). In other words, the variable Hc represents the number of hits in the hash table and Oc represents the number of hits in the cache.

When a matching result is set to all pixels in the block, the hit rate $((Hc+Oc)/Tc)$ is evaluated at steps S43 to S44. When $(Hc+Oc)/Tc < 0.125$ stands, SKIP = 20 (S45) is set; and when $0.125 \leq (Hc+Oc)/Tc < 0.25$ stands, SKIP = 12 (S46) is set. When $(Hc+Oc)/Tc$ is equal to or larger than 0.25, caching is not skipped; thus SKIP = 0 does not change.

As described above, dividing the number of hits

Hc+Oc by the number of pixels Tc (=1024) in the block obtains a hit rate per block $((Hc+Oc)/Tc)$. The number of blocks to be skipped is controlled in accordance with the obtained hit rate, thereby optimizing the color

5 matching processing speed for an image of interest.

Similar to the case of single caching method, the aforementioned configurations and parameters for cache switching control, e.g., the threshold values shown in steps S43 to S46, the number of skips, and the level of
10 skip numbers and so forth, are an example, and vary depending upon the capability of color matching processing.

<Second Embodiment>

15 Hereinafter, an image processing apparatus according to a second embodiment of the present invention is described. Note in the second embodiment, constructions identical to that of the first embodiment are described with the same reference numerals, and
20 detailed description thereof is omitted.

The control of switching among the plural pixel caching method, single pixel caching method, and no caching is described as the second embodiment.

Fig. 10 is a flowchart explaining the control of
25 switching among the three methods. In this case, color matching processing according to the plural pixel caching method is performed at a checkpoint block. Note

in Fig. 10, steps performing the same processing as that of Figs. 3, 4, 8 or 9 are described with the same reference numerals, and detailed description thereof is omitted.

5 When color matching processing starts, at step S51, the variable SKIP is cleared to 0, the number of pixels N_p in the block (1024 in this case) is set to the variable T_c , and a variable MODE indicative of a caching method is set to M.

10 When $SKIP = 0$, color matching processing is performed by the plural pixel caching method. This processing is mostly the same as that explained in Fig. 4, except that the variables H_c , O_c , and N_c are cleared to 0 (S52), the variable H_c is incremented when a hit is
15 found in the hash table (S42), the variable N_c is incremented when flag N is set (S53), and the variable O_c is incremented when flag O is set (S24). In other words, the variable H_c represents the number of hits in the hash table, O_c represents the number of hits in the
20 cache, and N_c represents the number of pixels which did not find hits.

 When a matching result is set to all pixels in the block, switching control is performed based on the variables H_c , O_c and N_c at step S54. Note that the sum
25 of H_c , O_c and N_c equals T_c .

 Fig. 11 is a flowchart explaining the switching control in detail.

5 A hit rate per unit block is obtained by
(Hc/Oc)/Tc. With respect to a pixel value unregistered
in the hash table, a hit rate in the single pixel
caching method is obtained by $Oc/(Nc+Oc)$. Therefore, a
small value of $(Hc+Oc)/Tc$ indicates a low hit rate of
the plural pixel caching method, while a large value of
 $Oc/(Nc+Oc)$ indicates a high hit rate of the single pixel
caching method. In other words, color matching
processing speed for an image of interest can be
10 optimized by controlling the most appropriate caching
method and the number of blocks to be skipped (or
performing processing by single pixel caching method)
based on the two hit rates.

At steps S61 and S62, the hit rate $Oc/(Nc+Oc)$ is
15 evaluated. When $0.5 < Oc/(Nc+Oc)$ stands, SKIP = 20 (S63)
and MODE = S (S65) are set. When $0.25 < Oc/(Nc+Oc) \leq 0.5$
stands, SKIP = 12 (S64) and MODE = S (S65) are set. When
MODE = S is set, the number of blocks specified by SKIP
is subjected to color matching processing by the single
20 pixel caching method (S55 and S56).

Furthermore, when $Oc/(Nc+Oc) \leq 0.25$ stands, the
hit rate $(Hc+Oc)/Tc$ is evaluated at steps S66 and S67.
When $(Hc+Oc)/Tc < 0.125$ stands, SKIP = 20 (S68) and MODE
= R (S70) are set. When $0.125 \leq (Hc+Oc)/Tc < 0.25$
25 stands, SKIP = 12 (S69) and MODE = R (S70) are set. When
MODE = R is set, the number of blocks specified by SKIP
is subjected to color matching processing with no

<Modification of Embodiments>

The cache switching control parameters utilized in the above embodiments can be dynamically set based on a result of an input image analysis.

5 The color cache described in the foregoing embodiments is advantageous since the number of processing can be reduced for image data described in bitmap data. However, the color cache is not necessary for rendering data designating one color. Therefore,
10 first of all, it is determined whether or not input data is in the image data format (bitmap). When the input data is not in the image data format, caching is not performed for the object represented by the input data.

 Meanwhile, when the input data is in the image
15 data format, the input data is analyzed to optimize the cache switching control parameters. More specifically, the input data is determined by analyzing the characteristics of an image of interest (rasterized image where plural images are pasted, photograph image,
20 CG and so on), and/or the size of the image of interest.

 For instance, if the input data is determined to be a rasterized image where plural images are pasted, each of the plural images may have different characteristics. Therefore, the number of skips is set
25 small so as to appropriately switch the caching method for the complicated rasterized image where various images are pasted. On the other hand, if the input data

is determined to be a CG image, the number of skips is set large so as to reduce the number of determination for switching the caching method.

As set forth above, the processing efficiency can
5 be improved by analyzing input data and controlling cache switch based on an analysis result.

The present invention can be applied to a system constituted by a plurality of devices (e.g., host computer, interface, reader, printer) or to an apparatus
10 comprising a single device (e.g., copying machine, facsimile machine).

Further, the object of the present invention can also be achieved by providing a storage medium storing program codes for performing the aforesaid processes to
15 a computer system or apparatus (e.g., a personal computer), reading the program codes, by a CPU or MPU of the computer system or apparatus, from the storage medium, then executing the program.

In this case, the program codes read from the
20 storage medium realize the functions according to the embodiments, and the storage medium storing the program codes constitutes the invention.

Further, the storage medium, such as a floppy disk, a hard disk, an optical disk, a magneto-optical
25 disk, CD-ROM, CD-R, a magnetic tape, a non-volatile type memory card, and ROM can be used for providing the program codes.

Furthermore, besides aforesaid functions according to the above embodiments are realized by executing the program codes which are read by a computer, the present invention includes a case where an OS (operating system) or the like working on the computer performs a part or the entire processes in accordance with designations of the program codes and realizes functions according to the above embodiments.

Furthermore, the present invention also includes a case where, after the program codes read from the storage medium are written in a function expansion card which is inserted into the computer or in a memory provided in a function expansion unit which is connected to the computer, CPU or the like contained in the function expansion card or unit performs a part or the entire process in accordance with designations of the program codes and realizes functions of the above embodiments.

The present invention is not limited to the above embodiments and various changes and modifications can be made within the spirit and scope of the present invention. Therefore, to apprise the public of the scope of the present invention, the following claims are made.